System Verilog for Semiconductor Design (Synopsys)

SystemVerilog for Semiconductor Design is a hands-on workshop introducing industry-standard hardware description and verification techniques using SystemVerilog. Participants will learn how modern semiconductor companies design, model, and verify digital circuits efficiently, following real-world workflows used in chip development.